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Abstract— Biconditional Binary Decision Diagrams (BBDDs)
are a novel class of canonical binary decision diagrams where
the branching condition, and its associated logic expansion, is
biconditional on two variables. In this demonstration, we use
an efficient BBDD manipulation package as front-end to a
commercial synthesis tool to restructure arithmetic operations
in critical components of telecommunication circuits. We show
that our apprach meets tight timing constraints otherwise beyond
the capabilities of traditional synthesis methods.
I. DEMO DESCRIPTION
Biconditional Binary Decision Diagrams (BBDDs) are a
promising class of canonical binary decision diagrams recently
introduced in [1]. While original BDDs are based on the
single-variable Shannon’s expansion, BBDDs employ a two-
variable biconditional expansion, i.e., the branching condition
at each decision node is dependent on two variables per
time. Such feature improves the expressive power of the
binary decision diagram, enabling a compact representation
for arithmetic circuits [1]. In [2], an efficient software package
for BBDDs has been developed and made available online [3],
thus opening the opportunity to bench the potential of the new
representation form in real-life designs.
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Fig. 1. Representations for the bit comparator circuit in [4] (inverters are
bubbles in edges). a) original circuit b) BBDD re-writing.
In this demonstration, we employ the BBDD manipulation
package [3] as front-end to a commercial synthesis tool to
restructure arithmetic operations in digital designs. We focus
on telecommunication circuits as they are often dominated by
arithmetic functions which implementation is key to reach a
desired performance. In particular, we consider the Iterative
Decoder for Product Code from Open Cores available online
at [4]. We process all combinational circuits present in such
design and we keep the restructured circuits if their size
(number of logic nodes) and depth (number of logic levels) are
decreased. Fig. 1(a) depicts the bit comparator circuit before
processing and Fig. 1(b) illustrates the equivalent circuit after
BBDD-restructuring. An advantage in both size and depth
is reported. Table I shows the remaining results. BBDD-
restructuring is favorable for all circuits except ext val that
instead is more compact in its original version. We synthesized
the whole design in two versions: (i) the original Iterative
Product Decoder and (ii) the Iterative Product Decoder with
BBDD-restructuring kept only where advantageous. Using a
90 nm CMOS target technology under a clock constraint
of 2.25 ns (444 MHz clock frequency), the original design
synthesis generates a negative slack of 0.26 ns while the
BBDD-restructured design meets the constraint with 0.00 ns
slack. The area for the original design is 17567.87 µm2
while for the BBDD-restructured design is 21963.76 µm2.
The combinatorial verification for the same design is also
successfully carried out with BBDDs in about 3 minutes.
TABLE I
EXPERIMENTAL RESULTS FOR BBDD RESTRUCTURING.
Case Study: Iterative Product Decoder
Logic Circuits I/O BBDD Restr. Original Gain
Size Depth Size Depth
adder08 bit 16/9 16 8 78 19 X
bit comparator 5/3 3 1 8 3 X
comp 7bits 14/3 21 7 58 14 X
fulladder 3/2 2 1 9 4 X
ext val 16/8 674 16 173 29 7
twos c 8bit 8/8 20 8 29 8 X
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